URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] - Rev 58

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
58	made fifo full a warning	JonasDC	4230d 07h	/
57	new fifo design, is now generic (verified with altera and xilinx) and uses block ram	JonasDC	4230d 07h	/
56	this is a branch to test performance of a new style of ram	JonasDC	4230d 10h	/
55	updated resource usage in comments	JonasDC	4231d 06h	/
54	generic fifo design: correctrly inferred by xilinx and altera	JonasDC	4231d 07h	/
53	correctly inferred ram for altera dual port ram	JonasDC	4231d 13h	/
52	correct inferring of blockram, no additional resources.	JonasDC	4231d 14h	/
51	true dual port ram for xilinx	JonasDC	4231d 14h	/
50	added folder for ram descriptions added experimental simple dual port ram implementation for xilinx	JonasDC	4231d 14h	/
49	First full stable version with documentation. Includes flexible pipeline design, PLB interface and the RAM and FIFO is still using xilinx primitives.	JonasDC	4243d 09h	/
48	Tag of the starting version of the project	JonasDC	4243d 10h	/
47	added documentation for the IP core.	JonasDC	4311d 14h	/
46	chance run_auto port or mod_sim_exp_core to exp_m	JonasDC	4311d 14h	/
45	chance run_auto port or mod_sim_exp_core to exp_m	JonasDC	4311d 14h	/
44	toplevel of the Modular Simultaneous Exponentiation IP core for the PLB interface	JonasDC	4315d 08h	/
43	made the core parameters generics	JonasDC	4315d 08h	/
42	corrected wrong library name for mod_sim_exp_pkg	JonasDC	4321d 16h	/
41	removed deprecated files from version control	JonasDC	4321d 16h	/
40	adjusted core instantiation to new core module name	JonasDC	4329d 20h	/
39	changed files to remove warnings from synthesis last cell logic is simplified because of redundant logic	JonasDC	4330d 07h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories mod_sim_exp

[/] - Rev 58

Filtering Options