URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] - Rev 59

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
59	added templates that correctly infer RAM, for dual port en true dual port RAM added general functions file, (used in the two RAM templates)	JonasDC	4087d 08h	/
58	made fifo full a warning	JonasDC	4090d 09h	/
57	new fifo design, is now generic (verified with altera and xilinx) and uses block ram	JonasDC	4090d 09h	/
56	this is a branch to test performance of a new style of ram	JonasDC	4090d 11h	/
55	updated resource usage in comments	JonasDC	4091d 08h	/
54	generic fifo design: correctrly inferred by xilinx and altera	JonasDC	4091d 08h	/
53	correctly inferred ram for altera dual port ram	JonasDC	4091d 15h	/
52	correct inferring of blockram, no additional resources.	JonasDC	4091d 15h	/
51	true dual port ram for xilinx	JonasDC	4091d 16h	/
50	added folder for ram descriptions added experimental simple dual port ram implementation for xilinx	JonasDC	4091d 16h	/
49	First full stable version with documentation. Includes flexible pipeline design, PLB interface and the RAM and FIFO is still using xilinx primitives.	JonasDC	4103d 11h	/
48	Tag of the starting version of the project	JonasDC	4103d 11h	/
47	added documentation for the IP core.	JonasDC	4171d 16h	/
46	chance run_auto port or mod_sim_exp_core to exp_m	JonasDC	4171d 16h	/
45	chance run_auto port or mod_sim_exp_core to exp_m	JonasDC	4171d 16h	/
44	toplevel of the Modular Simultaneous Exponentiation IP core for the PLB interface	JonasDC	4175d 09h	/
43	made the core parameters generics	JonasDC	4175d 09h	/
42	corrected wrong library name for mod_sim_exp_pkg	JonasDC	4181d 17h	/
41	removed deprecated files from version control	JonasDC	4181d 17h	/
40	adjusted core instantiation to new core module name	JonasDC	4189d 21h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories mod_sim_exp

[/] - Rev 59

Filtering Options