URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] - Rev 64

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
64	added synthesis reports of xilinx and altera	JonasDC	4089d 15h	/
63	now using a generic description of the ram for the memory. the core now should synthesize for al fpga's, no device specific code anymore. tested and synthesizes for altera and xilinx	JonasDC	4089d 15h	/
62	not used anymore	JonasDC	4089d 18h	/
61	updated comments, added optional altera constraint	JonasDC	4089d 18h	/
60	generic version of the fifo, not device specific anymore, uses dpram_generic updated comments of RAM templates.	JonasDC	4092d 08h	/
59	added templates that correctly infer RAM, for dual port en true dual port RAM added general functions file, (used in the two RAM templates)	JonasDC	4092d 08h	/
58	made fifo full a warning	JonasDC	4095d 09h	/
57	new fifo design, is now generic (verified with altera and xilinx) and uses block ram	JonasDC	4095d 09h	/
56	this is a branch to test performance of a new style of ram	JonasDC	4095d 11h	/
55	updated resource usage in comments	JonasDC	4096d 08h	/
54	generic fifo design: correctrly inferred by xilinx and altera	JonasDC	4096d 08h	/
53	correctly inferred ram for altera dual port ram	JonasDC	4096d 15h	/
52	correct inferring of blockram, no additional resources.	JonasDC	4096d 15h	/
51	true dual port ram for xilinx	JonasDC	4096d 16h	/
50	added folder for ram descriptions added experimental simple dual port ram implementation for xilinx	JonasDC	4096d 16h	/
49	First full stable version with documentation. Includes flexible pipeline design, PLB interface and the RAM and FIFO is still using xilinx primitives.	JonasDC	4108d 11h	/
48	Tag of the starting version of the project	JonasDC	4108d 11h	/
47	added documentation for the IP core.	JonasDC	4176d 16h	/
46	chance run_auto port or mod_sim_exp_core to exp_m	JonasDC	4176d 16h	/
45	chance run_auto port or mod_sim_exp_core to exp_m	JonasDC	4176d 16h	/
44	toplevel of the Modular Simultaneous Exponentiation IP core for the PLB interface	JonasDC	4180d 09h	/
43	made the core parameters generics	JonasDC	4180d 09h	/
42	corrected wrong library name for mod_sim_exp_pkg	JonasDC	4186d 17h	/
41	removed deprecated files from version control	JonasDC	4186d 17h	/
40	adjusted core instantiation to new core module name	JonasDC	4194d 21h	/
39	changed files to remove warnings from synthesis last cell logic is simplified because of redundant logic	JonasDC	4195d 08h	/
38	deprecated design files because of new pipeline structure, will be removed shortly	JonasDC	4195d 14h	/
37	changed names of some generics of the multiplier. moved the parameters for the core to the package of the core testbench now uses this parameters to adapt to different bit widths and new systolic pipeline now supports split or single pipeline	JonasDC	4199d 11h	/
36	found bug in new pipeline structure, now working properly. (tested in sim) mod_sim_exp_core uses new flexible pipeline as default.	JonasDC	4200d 07h	/
35	new test values, 1st exponentiation gives error on result with new pipeline commit for test purposes	JonasDC	4200d 10h	/

Browse

Tools

Subversion Repositories mod_sim_exp

[/] - Rev 64

Filtering Options