OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] - Rev 99

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
79 Tag for version 1.3 (with new ram style JonasDC 4055d 12h /
78 updated documentation with new RAM style information JonasDC 4055d 12h /
77 found fault in code, now synthesizes normally JonasDC 4061d 09h /
76 testbench update JonasDC 4063d 20h /
75 made rw_address a vector of a fixed width JonasDC 4063d 20h /
74 removed C_NR_OP and C_NR_M from the generic of mod_sim_exp_core and made them contstants, because currently no other values than 4 an 2 resp. are supported/can be implemented. JonasDC 4066d 16h /
73 updated plb interface, mem_style and device generics added JonasDC 4067d 15h /
72 deleted old resources JonasDC 4068d 16h /
71 added synthesis report for altera and xilinx for the new ram.
added coregen sources for xilinx for primitive RAM
JonasDC 4068d 16h /
70 updated testbench for use with new core parameters
updated makefile, added new sources
JonasDC 4068d 16h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.