OpenCores
URL https://opencores.org/ocsvn/neo430/neo430/trunk

Subversion Repositories neo430

[/] [neo430] - Rev 177

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
177 added run/stop flag to timer, added coremark benchmark zero_gravity 1619d 03h /neo430
176 added SW interrupts to EXIRQ controller zero_gravity 1626d 06h /neo430
175 huge update - see change log in processor's documentary (NEO430.pdf) zero_gravity 1633d 04h /neo430
174 - minor edits zero_gravity 1642d 10h /neo430
173 - minor edits zero_gravity 1643d 15h /neo430
172 - bootloader bug-fix
- cpu size optimizations
- readme.md optimizations		 zero_gravity 1647d 08h /neo430
171 - minor layout edits zero_gravity 1648d 01h /neo430
170 - newest project version - see documentary's changelog zero_gravity 1648d 01h /neo430
169 - re-init of repository zero_gravity 1648d 01h /neo430
168 - re-init op repository zero_gravity 1648d 01h /neo430
167 - added instruction set cheat sheet
- TWI module now supports clock stretching		 zero_gravity 1684d 00h /neo430
166 - updated doc with implementation results for Lattice ice40 ultraplus FPGA
- removed flto compiler switch from makefiles		 zero_gravity 1690d 00h /neo430
165 - updated makefiles
- minor edits		 zero_gravity 1692d 04h /neo430
164 - fixed linking issue with math.h in makefiles - floating point types and operations are now fully supported! zero_gravity 1700d 06h /neo430
163 re-init of project's svn - final zero_gravity 1703d 03h /neo430
162 re-init of project svn zero_gravity 1703d 03h /neo430
161 - minor edits and updates zero_gravity 1947d 23h /neo430
160 - added TWI module, split USART into sPI and UART modules zero_gravity 2005d 00h /neo430
159 - fixed error in external IRQ latency
- fixed some typos in documentary		 zero_gravity 2020d 03h /neo430
158 fixed error in memory layout graphic zero_gravity 2046d 04h /neo430

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.