OpenCores
URL https://opencores.org/ocsvn/neo430/neo430/trunk

Subversion Repositories neo430

[/] [neo430] - Rev 185

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
185 - added travis ci infrastructure
- added lattice ice40up specific memory modules
- updated makefiles
- added ghdl support
zero_gravity 1556d 07h /neo430
184 - replaced CASe structure to prevent some EDA tools complaining (GHDL) about not locally static choices zero_gravity 1557d 09h /neo430
183 finally deprecated support of the DADD instruction zero_gravity 1558d 08h /neo430
182 - bootloader now uses SPI flash (e.g., the FPGA configuration memory) for image storage zero_gravity 1559d 08h /neo430
181 - added missing uart_get_baudrate function
- minor edits
zero_gravity 1564d 16h /neo430
180 fixed crash issue in bootloader when uploading programs larger than 16kB zero_gravity 1566d 08h /neo430
179 added master acknowledge (MACK) feature to TWI unit & documentation & according SW driver funtions zero_gravity 1571d 09h /neo430
178 - new project version available! see chengelog in neo430.pdf for more details zero_gravity 1572d 11h /neo430
177 added run/stop flag to timer, added coremark benchmark zero_gravity 1619d 09h /neo430
176 added SW interrupts to EXIRQ controller zero_gravity 1626d 13h /neo430
175 huge update - see change log in processor's documentary (NEO430.pdf) zero_gravity 1633d 10h /neo430
174 - minor edits zero_gravity 1642d 17h /neo430
173 - minor edits zero_gravity 1643d 22h /neo430
172 - bootloader bug-fix
- cpu size optimizations
- readme.md optimizations
zero_gravity 1647d 14h /neo430
171 - minor layout edits zero_gravity 1648d 07h /neo430
170 - newest project version - see documentary's changelog zero_gravity 1648d 08h /neo430
169 - re-init of repository zero_gravity 1648d 08h /neo430
168 - re-init op repository zero_gravity 1648d 08h /neo430
167 - added instruction set cheat sheet
- TWI module now supports clock stretching
zero_gravity 1684d 07h /neo430
166 - updated doc with implementation results for Lattice ice40 ultraplus FPGA
- removed flto compiler switch from makefiles
zero_gravity 1690d 07h /neo430
165 - updated makefiles
- minor edits
zero_gravity 1692d 10h /neo430
164 - fixed linking issue with math.h in makefiles - floating point types and operations are now fully supported! zero_gravity 1700d 13h /neo430
163 re-init of project's svn - final zero_gravity 1703d 09h /neo430
162 re-init of project svn zero_gravity 1703d 09h /neo430
161 - minor edits and updates zero_gravity 1948d 05h /neo430
160 - added TWI module, split USART into sPI and UART modules zero_gravity 2005d 07h /neo430
159 - fixed error in external IRQ latency
- fixed some typos in documentary
zero_gravity 2020d 09h /neo430
158 fixed error in memory layout graphic zero_gravity 2046d 11h /neo430
157 - IO devices can only be written in 16-bit mode
- updated Wishbone driver
zero_gravity 2059d 11h /neo430
156 - fixed errors in interrupt vector addresses in doc/NEO430.pdf
- added common include path to main compile scripts
- changed implementation style of boot ROM for easier mapping onto block ram (quartus)
zero_gravity 2059d 13h /neo430

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.