OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] - Rev 11

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
11 new hardware version, see changelog in NEORV32.pdf zero_gravity 1409d 09h /neorv32/trunk/
10 minor updates and front page modifications zero_gravity 1412d 06h /neorv32/trunk/
9 minor edits and updates zero_gravity 1412d 08h /neorv32/trunk/
8 added missing FENCE instruction; added optional Zifencei CPU extension zero_gravity 1413d 07h /neorv32/trunk/
7 removed "mtinst" CSR since it is not ratified yet by the RISC-V specs zero_gravity 1413d 09h /neorv32/trunk/
6 new processor version: 1.0.0.0 -> increased performance; debugged errors; processor now passes risc-v compliance tests; see changelog for more information zero_gravity 1414d 05h /neorv32/trunk/
5 fixed bootloader bug introduced with last commit zero_gravity 1422d 15h /neorv32/trunk/
4 see NEORV32.pdf for changelog zero_gravity 1422d 15h /neorv32/trunk/
3 general updates, see changelog in NEORV32.pdf for more information zero_gravity 1424d 08h /neorv32/trunk/
2 - initial commit zero_gravity 1425d 09h /neorv32/trunk/
1 The project and the structure was created root 1426d 06h /neorv32/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.