OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [rtl/] [core/] - Rev 14

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
14 update to HW version 1.3.0.0
see changelog in NEORV32.pdf for more information
zero_gravity 1394d 09h /neorv32/trunk/rtl/core/
13 updates, optimizations and bug fixes; see changelog in NEORV32.pdf zero_gravity 1398d 01h /neorv32/trunk/rtl/core/
12 Processor version 1.2.0.5 - see changelog in NEORV32.pdf zero_gravity 1399d 08h /neorv32/trunk/rtl/core/
11 new hardware version, see changelog in NEORV32.pdf zero_gravity 1409d 03h /neorv32/trunk/rtl/core/
9 minor edits and updates zero_gravity 1412d 02h /neorv32/trunk/rtl/core/
8 added missing FENCE instruction; added optional Zifencei CPU extension zero_gravity 1413d 01h /neorv32/trunk/rtl/core/
7 removed "mtinst" CSR since it is not ratified yet by the RISC-V specs zero_gravity 1413d 03h /neorv32/trunk/rtl/core/
6 new processor version: 1.0.0.0 -> increased performance; debugged errors; processor now passes risc-v compliance tests; see changelog for more information zero_gravity 1413d 23h /neorv32/trunk/rtl/core/
5 fixed bootloader bug introduced with last commit zero_gravity 1422d 09h /neorv32/trunk/rtl/core/
4 see NEORV32.pdf for changelog zero_gravity 1422d 09h /neorv32/trunk/rtl/core/
3 general updates, see changelog in NEORV32.pdf for more information zero_gravity 1424d 03h /neorv32/trunk/rtl/core/
2 - initial commit zero_gravity 1425d 04h /neorv32/trunk/rtl/core/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.