OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sim/] - Rev 19

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
19 updated to version 1.3.6.5
see docs/NEORV32.pdf for more information		 zero_gravity 1382d 05h /neorv32/trunk/sim/
18 updated to version 1.3.6.0
see NEORV32.pdf for more information		 zero_gravity 1385d 04h /neorv32/trunk/sim/
16 minor edits; buck fixes in PMP
see changelog in NEORV32.pdf for more information		 zero_gravity 1389d 07h /neorv32/trunk/sim/
15 updated to HW version 1.3.5.0
see changelog in NEORV32.pdf for more information		 zero_gravity 1390d 06h /neorv32/trunk/sim/
14 update to HW version 1.3.0.0
see changelog in NEORV32.pdf for more information		 zero_gravity 1394d 11h /neorv32/trunk/sim/
13 updates, optimizations and bug fixes; see changelog in NEORV32.pdf zero_gravity 1398d 04h /neorv32/trunk/sim/
12 Processor version 1.2.0.5 - see changelog in NEORV32.pdf zero_gravity 1399d 10h /neorv32/trunk/sim/
11 new hardware version, see changelog in NEORV32.pdf zero_gravity 1409d 06h /neorv32/trunk/sim/
8 added missing FENCE instruction; added optional Zifencei CPU extension zero_gravity 1413d 04h /neorv32/trunk/sim/
7 removed "mtinst" CSR since it is not ratified yet by the RISC-V specs zero_gravity 1413d 06h /neorv32/trunk/sim/
6 new processor version: 1.0.0.0 -> increased performance; debugged errors; processor now passes risc-v compliance tests; see changelog for more information zero_gravity 1414d 02h /neorv32/trunk/sim/
4 see NEORV32.pdf for changelog zero_gravity 1422d 12h /neorv32/trunk/sim/
3 general updates, see changelog in NEORV32.pdf for more information zero_gravity 1424d 05h /neorv32/trunk/sim/
2 - initial commit zero_gravity 1425d 06h /neorv32/trunk/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.