OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sw/] [lib/] [include/] [neorv32.h] - Rev 15

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
15 updated to HW version 1.3.5.0
see changelog in NEORV32.pdf for more information		 zero_gravity 1401d 00h /neorv32/trunk/sw/lib/include/neorv32.h
14 update to HW version 1.3.0.0
see changelog in NEORV32.pdf for more information		 zero_gravity 1405d 05h /neorv32/trunk/sw/lib/include/neorv32.h
13 updates, optimizations and bug fixes; see changelog in NEORV32.pdf zero_gravity 1408d 21h /neorv32/trunk/sw/lib/include/neorv32.h
12 Processor version 1.2.0.5 - see changelog in NEORV32.pdf zero_gravity 1410d 04h /neorv32/trunk/sw/lib/include/neorv32.h
11 new hardware version, see changelog in NEORV32.pdf zero_gravity 1419d 23h /neorv32/trunk/sw/lib/include/neorv32.h
10 minor updates and front page modifications zero_gravity 1422d 21h /neorv32/trunk/sw/lib/include/neorv32.h
8 added missing FENCE instruction; added optional Zifencei CPU extension zero_gravity 1423d 21h /neorv32/trunk/sw/lib/include/neorv32.h
7 removed "mtinst" CSR since it is not ratified yet by the RISC-V specs zero_gravity 1424d 00h /neorv32/trunk/sw/lib/include/neorv32.h
6 new processor version: 1.0.0.0 -> increased performance; debugged errors; processor now passes risc-v compliance tests; see changelog for more information zero_gravity 1424d 20h /neorv32/trunk/sw/lib/include/neorv32.h
4 see NEORV32.pdf for changelog zero_gravity 1433d 05h /neorv32/trunk/sw/lib/include/neorv32.h
3 general updates, see changelog in NEORV32.pdf for more information zero_gravity 1434d 23h /neorv32/trunk/sw/lib/include/neorv32.h
2 - initial commit zero_gravity 1436d 00h /neorv32/trunk/sw/lib/include/neorv32.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.