OpenCores
URL https://opencores.org/ocsvn/next186/next186/trunk

Subversion Repositories next186

[/] [next186/] - Rev 17

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
17 fixed OV/CY flags for IMUL ndumitrache 3969d 21h /next186/
16 fixed OV/CY flags for IMUL ndumitrache 3970d 00h /next186/
15 doc fix ndumitrache 3983d 15h /next186/
14 generate invalid opcode exception for MOV FS and GS ndumitrache 4011d 14h /next186/
13 fix PUSHA SP pushed stack value, which should be the one before PUSHA ndumitrache 4020d 01h /next186/
12 fix IDIV when Q=0 ndumitrache 4054d 18h /next186/
11 fix RET n alignment bug
fix TRAP interrupt acknowledge
updated specs
ndumitrache 4062d 01h /next186/
10 fixed MUL/IMUL 8bit flags bug ndumitrache 4098d 17h /next186/
9 fixed DAA,DAS bug ndumitrache 4116d 19h /next186/
8 fixed DIV bug (exception on sign bit) ndumitrache 4160d 19h /next186/
7 fixed REP CMPS/SCAS bug when interrupted on the <equal> item ndumitrache 4385d 02h /next186/
6 updated CMPS/SCAS timing ndumitrache 4385d 02h /next186/
5 Fixed CMPS/SCAS bug when interrupted on the <equal> item ndumitrache 4385d 02h /next186/
4 comment fix ndumitrache 4400d 03h /next186/
3 updated comments ndumitrache 4450d 01h /next186/
2 v1.0 ndumitrache 4450d 18h /next186/
1 The project and the structure was created root 4451d 00h /next186/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.