OpenCores
URL https://opencores.org/ocsvn/next186_soc_pc/next186_soc_pc/trunk

Subversion Repositories next186_soc_pc

[/] [next186_soc_pc/] [trunk/] - Rev 14

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
14 Ported on Chameleon V2 board: Cyclone10LP-8, 32MB SDRAM at 185Mhz, 100Mhz bus, 50Mhz CPU, 90Mhz DSP, 8KB cache. ndumitrache 1913d 14h /next186_soc_pc/trunk/
13 ndumitrache 1913d 14h /next186_soc_pc/trunk/
12 ndumitrache 2253d 14h /next186_soc_pc/trunk/
11 ndumitrache 2303d 19h /next186_soc_pc/trunk/
10 Adlib/OPL3 for Nexys4 board ndumitrache 2589d 18h /next186_soc_pc/trunk/
9 ndumitrache 2650d 13h /next186_soc_pc/trunk/
8 Lattice Mach XO2 + SDRAM port (FleaFPGA) ndumitrache 3655d 14h /next186_soc_pc/trunk/
7 Disable interrupts in VESAMemControl callback ndumitrache 3779d 13h /next186_soc_pc/trunk/
6 ndumitrache 3958d 20h /next186_soc_pc/trunk/
5 updated Next186 CPU ndumitrache 3958d 20h /next186_soc_pc/trunk/
4 fix BIOS int 1ah (Get system time) ndumitrache 3989d 19h /next186_soc_pc/trunk/
3 ndumitrache 3992d 21h /next186_soc_pc/trunk/
2 ndumitrache 3992d 21h /next186_soc_pc/trunk/
1 The project and the structure was created root 3993d 14h /next186_soc_pc/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.