URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [VHDL/] [fifo_1k_core.vhd] - Rev 207

Rev	Log message	Author	Age	Path
207	Added a simple 8-bit, fixed asynchronous serial interface with compile time settable bit-rate, parity enable, and parity mode generics.	jshamlet	1487d 07h	/open8_urisc/trunk/VHDL/fifo_1k_core.vhd