OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [VHDL/] [sdlc_crc16_ccitt.vhd] - Rev 278

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
278 Flattened the SDLC interface to fewer files and eliminated the package file. jshamlet 1241d 08h /open8_urisc/trunk/VHDL/sdlc_crc16_ccitt.vhd
265 Fixed a bug where "reg" wasn't being initialized with Poly_Init at reset. jshamlet 1383d 11h /open8_urisc/trunk/VHDL/sdlc_crc16_ccitt.vhd
220 More revision sections added jshamlet 1480d 10h /open8_urisc/trunk/VHDL/sdlc_crc16_ccitt.vhd
205 More code and comment cleanup for the new SDLC engine jshamlet 1491d 03h /open8_urisc/trunk/VHDL/sdlc_crc16_ccitt.vhd
202 Fixed receiver bug that caused false flag detection,
Split the large sdlc_serial_ctrl entity into sub-entities to make debugging easier.
jshamlet 1491d 11h /open8_urisc/trunk/VHDL/sdlc_crc16_ccitt.vhd
191 Cleaned up comments, added back the OPEN8_NULLBUS constant, and added some new modules for ADCs and LCD displays.
Also made the button input module more configurable by moving the debounce code to a separate entity and using generics to instantiate it.
jshamlet 1494d 13h /open8_urisc/trunk/VHDL/sdlc_crc16_ccitt.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.