OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] - Rev 240

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
240 Simplified the vector tx/rx system to a single line. An idle detector replaces the attn_req signal. jshamlet 1472d 06h /
239 More cleanup and notation of board to board I/O jshamlet 1472d 11h /
238 Removed extraneous reference to Ints.VEC_Flag from task.s, since it is supposed to be in the init function in test_fn.s. jshamlet 1473d 06h /
237 Found some errors in the comments and cleaned up unnecessary library references. jshamlet 1473d 08h /
236 More software cleanup for the Open8_II project jshamlet 1473d 09h /
235 Ok, this time with feeling. jshamlet 1478d 03h /
234 Forgot to add documentation jshamlet 1478d 06h /
233 Updated the Sample Projects.zip jshamlet 1478d 06h /
232 More code cleanup on sample projects. SDLC2LCD should now match the Open8_II project model. jshamlet 1487d 09h /
231 Updated sample projects and added elapsed time capture (chronometer) module jshamlet 1487d 10h /
230 Added two sample projects that show how to connect and program an Open8 system jshamlet 1490d 20h /
229 Created a new version of the system timer with 24-bit, 1-uS resolution. The new timer has a much different register interface, so it is now o8_sys_timer_ii. jshamlet 1491d 07h /
228 Added an initialization constant for the OPEN8_BUS_TYPE record. jshamlet 1491d 21h /
227 Added a demonstration Open8_cfg.vhd file, which is used to configure the system constants. It also provides a function that makes it easy to merge read buses. jshamlet 1492d 04h /
226 Forgot the updated package file... jshamlet 1492d 08h /
225 Added Halt_Ack to go with Halt_Req. jshamlet 1492d 08h /
224 Finished new Open8 bus record, which now includes the clock, reset and a microsecond tick. The CPU now accepts a clock and pll_locked signal, which it uses to generate the system reset in the bus record. It also contains a simple microsecond counter to feed the usec_tick in the record. This logic was removed from the real time clock and system timer entities, which now use the global version. Bus connections should be dramatically simplified, as only the read logic and interrupts are still run as separate signals. jshamlet 1492d 10h /
223 Added an OPEN8_BUS_TYPE record to simplify connection to Open8 modules. The CPU now passes and Open8_Bus out, which supplies the bus address, write enable, write data, and read enable. Read data and interrupts are still handled as separate signals, since they are muxed/connected at the next level up. jshamlet 1493d 03h /
222 Created a modified version of the epoch timer with a 32-bit, 1-uS resolution timer/comparator. jshamlet 1493d 08h /
221 o8_vdsm8.vhd now has a default value assigned at compile time, o8_register.vhd was cleaned up some more. jshamlet 1494d 03h /
220 More revision sections added jshamlet 1494d 03h /
219 Added revision block and corrected creation date. jshamlet 1494d 03h /
218 Revision sections added,
vdsm8.vhd added.
jshamlet 1494d 03h /
217 Broke out the vdsm8 as a separate entity, since it is used in several places,
Even MORE code cleanup.
jshamlet 1494d 03h /
216 Fixed missing parenthesis jshamlet 1494d 06h /
215 More code cleanup jshamlet 1494d 06h /
214 Initial add of some older code jshamlet 1498d 04h /
213 Code and comment cleanup jshamlet 1498d 04h /
212 Fixed issue with rewritten epoch timer not clearing alarm on set point write. jshamlet 1498d 10h /
211 Ok, this time with feeling. Timer should now properly reset on interval update. jshamlet 1499d 08h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.