OpenCores
URL https://opencores.org/ocsvn/openarty/openarty/trunk

Subversion Repositories openarty

[/] [openarty/] [trunk/] [bench/] - Rev 57

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
57 Removed the remaining bench/cpp files.

These are moved to the sim/verilator directory.		 dgisselq 2585d 18h /openarty/trunk/bench/
56 Files moved to the new sim directory dgisselq 2585d 18h /openarty/trunk/bench/
49 Moved the location of the ZIPSYSTEM in memory, made the artyboard.h constants
more friendly and more complete, fixed two bugs in the CPU (jumps to breaks,
and s/w clearing of icache), added a NO_USERMODE option to the CPU, and more.
Rebuild any user programs before using this build.		 dgisselq 2710d 08h /openarty/trunk/bench/
47 Updated. dgisselq 2730d 12h /openarty/trunk/bench/
46 Sped the UART simulator back up to 1MBaud. dgisselq 2730d 12h /openarty/trunk/bench/
45 Updated the flash, and the flash test bench, for Quad I/O read commands. dgisselq 2730d 12h /openarty/trunk/bench/
36 Lots of changes, see the git changelog for details. dgisselq 2736d 21h /openarty/trunk/bench/
34 These updates bring the distribution along to the point where both the GPS
clock subsecond tracking, as well as the OLEDrgb controller now work.		 dgisselq 2740d 11h /openarty/trunk/bench/
33 Fixed the network receive CRC and MAC checking, and added ip-checking and
minimum packet length checking to the receiver.		 dgisselq 2745d 17h /openarty/trunk/bench/
32 Brought the CPU to its first working version, to include demo. dgisselq 2746d 20h /openarty/trunk/bench/
30 Network transmit and MIG memory both work now, though the clock speed has
been dropped to 80.125MHz.		 dgisselq 2747d 12h /openarty/trunk/bench/
28 Including the updates and corrections from the wbuart32 project. dgisselq 2775d 09h /openarty/trunk/bench/
15 These files were changed/perfected as part of getting the EQSPI flash driver
up and running. They currently match the hardware, as far as I can tell, and
the test bench (_tb.cpp file) shows that the Verilog modules work (with the
simulated hardware) as designed.		 dgisselq 2814d 13h /openarty/trunk/bench/
11 Files necessary to simulate the entire Arty board--everything at the fastmaster
module and below.		 dgisselq 2815d 16h /openarty/trunk/bench/
10 Updated flash data and test files, for a flash that produces it's answers a
clock after I'm expecting them.		 dgisselq 2815d 16h /openarty/trunk/bench/
9 Adding copywrite statement (oops). dgisselq 2815d 16h /openarty/trunk/bench/
8 Fixes the makefile so it builds a complete testbench suite, emulating the
entire Arty board.		 dgisselq 2815d 16h /openarty/trunk/bench/
5 Initial checkin, this time of the bench testing s/w. dgisselq 2830d 19h /openarty/trunk/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.