OpenCores
URL https://opencores.org/ocsvn/openarty/openarty/trunk

Subversion Repositories openarty

[/] [openarty/] [trunk/] [doc/] [src/] [spec.tex] - Rev 55

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
55 Updated the documentation for 8-bit bytes. dgisselq 2598d 04h /openarty/trunk/doc/src/spec.tex
49 Moved the location of the ZIPSYSTEM in memory, made the artyboard.h constants
more friendly and more complete, fixed two bugs in the CPU (jumps to breaks,
and s/w clearing of icache), added a NO_USERMODE option to the CPU, and more.
Rebuild any user programs before using this build.
dgisselq 2722d 17h /openarty/trunk/doc/src/spec.tex
48 Greatly expanded the specification, including how to's, getting started guide,
register definitions, etc.
dgisselq 2725d 06h /openarty/trunk/doc/src/spec.tex
36 Lots of changes, see the git changelog for details. dgisselq 2749d 07h /openarty/trunk/doc/src/spec.tex
30 Network transmit and MIG memory both work now, though the clock speed has
been dropped to 80.125MHz.
dgisselq 2759d 22h /openarty/trunk/doc/src/spec.tex
2 Initial documentation/proposed specification. (I'm writing the spec as I'm
building the core.)
dgisselq 2844d 00h /openarty/trunk/doc/src/spec.tex

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.