OpenCores

URL https://opencores.org/ocsvn/openarty/openarty/trunk

Subversion Repositories openarty

[/] [openarty/] [trunk/] [rtl/] - Rev 24

Go to most recent revision

Filtering Options

Rev	Log message	Author	Age	Path
24	Here are the updates from the first (failed) attempt to try to integrate the DDR3 SDRAM controller onto this board.	dgisselq	2818d 21h	/openarty/trunk/rtl/
21	Removed the OLED controller one additional clock from the bus. This was necessary to maintain the 200MHz clock speed, especially given the growing fanout of the device bus.	dgisselq	2828d 21h	/openarty/trunk/rtl/
20	Lots of bug fixes: After turning on XIP, and running in XIP mode, leaving XIP mode turns it back off again, necessitating a new write to the VCon register. Further, XIP mode starts in extended SPI mode, and only transfers in QSPI mode for data. Finally, two new commands have been created: enabling the SPI memory reset, and actually resetting the SPI memory. In general, these are all better--as the EQSPI flash controller now works with these changes, whereby it didn't really work without them before.	dgisselq	2828d 21h	/openarty/trunk/rtl/
19	Creates an LED mask portion of writing to the LED's register. Only those bits specified in the mask (bits [7:4]) will be adjusted in the LED register on a write. Hence to set all on, set the LED register to 0x0ff, all off, 0x0f0, or to set LED 0 to on while leaving the others unchanged, set it to 0x011.	dgisselq	2828d 21h	/openarty/trunk/rtl/
17	Fixed the misaddressed I/O peripherals in the fastio peripheral group. In particular, UART and GPS were misaddressed. This has now been fixed, so these peripherals (should) match the spec. Further, the default speed of the two UARTs has been adjusted to 115200/8N1 for the aux UART, and 9600/8N1 for the GPS UART. The Aux UART transmitter also passes testing, so at least that one works.	dgisselq	2830d 20h	/openarty/trunk/rtl/
13	Here are the updates necessary to get the initial Quad SPI flash driver working. This includes in particular the bus interconnect (in fastmaster.v), and the final hookup to the external wires (in fasttop.v).	dgisselq	2830d 22h	/openarty/trunk/rtl/
12	A work in progress. This checkin contains fixes for the flash (mostly), together with some logic reductions facilitating full speed (200MHz) build.	dgisselq	2832d 00h	/openarty/trunk/rtl/
3	Initial set of files. The flash appears to work, memory hasn't been started, the MDIO controller works in simulation, etc. Everything below fasttop.v works at 200MHz (not the CPU---yet).	dgisselq	2847d 04h	/openarty/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.