OpenCores
URL https://opencores.org/ocsvn/openarty/openarty/trunk

Subversion Repositories openarty

[/] [openarty/] [trunk/] [rtl/] [cpu/] [pipemem.v] - Rev 49

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
49 Moved the location of the ZIPSYSTEM in memory, made the artyboard.h constants
more friendly and more complete, fixed two bugs in the CPU (jumps to breaks,
and s/w clearing of icache), added a NO_USERMODE option to the CPU, and more.
Rebuild any user programs before using this build.
dgisselq 2725d 06h /openarty/trunk/rtl/cpu/pipemem.v
43 Cleaned up the CPU memory documentation. dgisselq 2745d 10h /openarty/trunk/rtl/cpu/pipemem.v
32 Brought the CPU to its first working version, to include demo. dgisselq 2761d 18h /openarty/trunk/rtl/cpu/pipemem.v
3 Initial set of files. The flash appears to work, memory hasn't been started,
the MDIO controller works in simulation, etc. Everything below fasttop.v works
at 200MHz (not the CPU---yet).
dgisselq 2845d 18h /openarty/trunk/rtl/cpu/pipemem.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.