OpenCores
URL https://opencores.org/ocsvn/openarty/openarty/trunk

Subversion Repositories openarty

[/] [openarty/] [trunk/] [sw/] [host/] [ttybus.cpp] - Rev 32

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
32 Brought the CPU to its first working version, to include demo. dgisselq 2764d 05h /openarty/trunk/sw/host/ttybus.cpp
30 Network transmit and MIG memory both work now, though the clock speed has
been dropped to 80.125MHz.
dgisselq 2764d 21h /openarty/trunk/sw/host/ttybus.cpp
4 Initial host software pack. dgisselq 2848d 04h /openarty/trunk/sw/host/ttybus.cpp

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.