URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [bench/] - Rev 202

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
202	Add DMA interface support + LINT cleanup	olivier.girard	3242d 06h	/openmsp430/trunk/core/bench/
200	Major verificaiton and benchmark update to support both MSPGCC and RedHat/TI GCC toolchains.	olivier.girard	3403d 05h	/openmsp430/trunk/core/bench/
192	Number of supported IRQs is now configurable to 14 (default), 30 or 62.	olivier.girard	3803d 07h	/openmsp430/trunk/core/bench/
154	The serial debug interface now supports the I2C protocol (in addition to the UART)	olivier.girard	4231d 06h	/openmsp430/trunk/core/bench/
151	Add possibility to configure custom Program, Data and Peripheral memory sizes.	olivier.girard	4316d 05h	/openmsp430/trunk/core/bench/
145	Add Dhrystone and CoreMark benchmarks to the simulation environment.	olivier.girard	4369d 06h	/openmsp430/trunk/core/bench/
134	Add full ASIC support (low-power modes, DFT, ...). Improved serial debug interface reliability.	olivier.girard	4438d 07h	/openmsp430/trunk/core/bench/
111	Re-organized the "openMSP430_defines.v" file. Re-defined the CPU_ID register of the debug interface (in particular to support custom user versioning). Added RTL configuration possibility to expand the peripheral address space from 512B (0x0000 to 0x0200) to up to 32kB (0x0000 to 0x8000). As a consequence the per_addr bus width goes from 8 to 14 bits and the peripherals address decoders have been updated accordingly.	olivier.girard	4745d 07h	/openmsp430/trunk/core/bench/
106	Separated the Timer A defines from the openMSP430 ones. Added the "dbg_en" port in order to allow a separate reset of the debug interface. Added the "core_en" port (when cleared, the CPU will stop execution, the dbg_freeze signal will be set and the aclk & smclk will be stopped). Renamed "per_wen" to "per_we" to prevent confusion with active low signals. Removed to missing unused flops when the DBG_EN is not defined (thanks to Mihai contribution).	olivier.girard	4801d 05h	/openmsp430/trunk/core/bench/
103	Removed the timescale from all RTL files. Added possibility to exclude the "includes" statements from the RTL.	olivier.girard	4821d 12h	/openmsp430/trunk/core/bench/
99	Small fix for CVER simulator support.	olivier.girard	4826d 07h	/openmsp430/trunk/core/bench/
98	Added support for VCS verilog simulator. VPD and TRN waveforms can now be generated.	olivier.girard	4826d 07h	/openmsp430/trunk/core/bench/
94	Thanks to Mihai-Costin Manolescu's contribution, the simulation scripts now support the following simulators: - Icarus Verilog - Cver - Verilog-XL - NCVerilog - Modelsim	olivier.girard	4830d 07h	/openmsp430/trunk/core/bench/
84	Update SRAM model in the core testbench to prevent the IEEE warning when running simulations. Update watchdog to fix NMI synchronisation problem. Add synchronizers for the PUC signal in the debug interface.	olivier.girard	4862d 07h	/openmsp430/trunk/core/bench/
76	Add possibility to simulate C code within the "core" environment.	olivier.girard	4928d 06h	/openmsp430/trunk/core/bench/
72	Expand configurability options of the program and data memory sizes.	olivier.girard	5037d 08h	/openmsp430/trunk/core/bench/
67	Added 16x16 Hardware Multiplier.	olivier.girard	5184d 15h	/openmsp430/trunk/core/bench/
65	Add possibility to disable waveform dumping by setting the OMSP_NODUMP environment variable to 1.	olivier.girard	5195d 05h	/openmsp430/trunk/core/bench/
54	Update FPGA projects with the combinatorial loop fixed.	olivier.girard	5223d 09h	/openmsp430/trunk/core/bench/
34	To avoid potential conflicts with other Verilog modules in bigger projects, the openMSP430 sub-modules have all been renamed with the "omsp_" prefix.	olivier.girard	5252d 08h	/openmsp430/trunk/core/bench/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [bench/] - Rev 202

Filtering Options