Rev |
Log message |
Author |
Age |
Path |
200 |
Major verificaiton and benchmark update to support both MSPGCC and RedHat/TI GCC toolchains. |
olivier.girard |
3393d 23h |
/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v |
192 |
Number of supported IRQs is now configurable to 14 (default), 30 or 62. |
olivier.girard |
3794d 01h |
/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v |
154 |
The serial debug interface now supports the I2C protocol (in addition to the UART) |
olivier.girard |
4222d 00h |
/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v |
151 |
Add possibility to configure custom Program, Data and Peripheral memory sizes. |
olivier.girard |
4306d 23h |
/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v |
134 |
Add full ASIC support (low-power modes, DFT, ...).
Improved serial debug interface reliability. |
olivier.girard |
4429d 00h |
/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v |
111 |
Re-organized the "openMSP430_defines.v" file.
Re-defined the CPU_ID register of the debug interface (in particular to support custom user versioning).
Added RTL configuration possibility to expand the peripheral address space from 512B (0x0000 to 0x0200) to up to 32kB (0x0000 to 0x8000).
As a consequence the per_addr bus width goes from 8 to 14 bits and the peripherals address decoders have been updated accordingly. |
olivier.girard |
4736d 00h |
/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v |
106 |
Separated the Timer A defines from the openMSP430 ones.
Added the "dbg_en" port in order to allow a separate reset of the debug interface.
Added the "core_en" port (when cleared, the CPU will stop execution, the dbg_freeze signal will be set and the aclk & smclk will be stopped).
Renamed "per_wen" to "per_we" to prevent confusion with active low signals.
Removed to missing unused flops when the DBG_EN is not defined (thanks to Mihai contribution). |
olivier.girard |
4791d 23h |
/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v |
103 |
Removed the timescale from all RTL files.
Added possibility to exclude the "includes" statements from the RTL. |
olivier.girard |
4812d 06h |
/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v |
99 |
Small fix for CVER simulator support. |
olivier.girard |
4817d 01h |
/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v |
98 |
Added support for VCS verilog simulator.
VPD and TRN waveforms can now be generated. |
olivier.girard |
4817d 01h |
/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v |
94 |
Thanks to Mihai-Costin Manolescu's contribution, the simulation scripts now support the following simulators:
- Icarus Verilog
- Cver
- Verilog-XL
- NCVerilog
- Modelsim |
olivier.girard |
4821d 00h |
/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v |
72 |
Expand configurability options of the program and data memory sizes. |
olivier.girard |
5028d 02h |
/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v |
67 |
Added 16x16 Hardware Multiplier. |
olivier.girard |
5175d 09h |
/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v |
65 |
Add possibility to disable waveform dumping by setting the OMSP_NODUMP environment variable to 1. |
olivier.girard |
5185d 23h |
/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v |
54 |
Update FPGA projects with the combinatorial loop fixed. |
olivier.girard |
5214d 03h |
/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v |
34 |
To avoid potential conflicts with other Verilog modules in bigger projects, the openMSP430 sub-modules have all been renamed with the "omsp_" prefix. |
olivier.girard |
5243d 02h |
/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v |
33 |
In order to avoid confusion, the following changes have been implemented to the Verilog code:
- renamed the "rom_*" ports and defines to "pmem_*" (program memory).
- renamed the "ram_*" ports and defines to "dmem_*" (data memory).
In addition, in order to prevent potential conflicts with the Verilog defines of other IPs, a Verilog undefine file has been created. |
olivier.girard |
5243d 03h |
/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v |
23 |
Renamed the "openMSP430.inc" file to "openMSP430_defines.v" & added the "timescale.v" file.
In order to follow the same structure as other OpenCores projects, the timescale and the defines are now included from within the Verilog files (using the `include construct). |
olivier.girard |
5364d 04h |
/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v |
17 |
Updated header with SVN info |
olivier.girard |
5390d 00h |
/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v |
2 |
Upload complete openMSP430 project to the SVN repository |
olivier.girard |
5424d 23h |
/openmsp430/trunk/core/bench/verilog/tb_openMSP430.v |