OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [rtl/] [verilog/] [periph/] [template_periph_8b.v] - Rev 103

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
103 Removed the timescale from all RTL files.
Added possibility to exclude the "includes" statements from the RTL.		 olivier.girard 4822d 12h /openmsp430/trunk/core/rtl/verilog/periph/template_periph_8b.v
85 Diverse RTL cosmetic updates. olivier.girard 4858d 06h /openmsp430/trunk/core/rtl/verilog/periph/template_periph_8b.v
66 The peripheral templates are now under BSD license.
Developers of new peripherals based on these templates won't have to disclose their code.		 olivier.girard 5185d 18h /openmsp430/trunk/core/rtl/verilog/periph/template_periph_8b.v
33 In order to avoid confusion, the following changes have been implemented to the Verilog code:
- renamed the "rom_*" ports and defines to "pmem_*" (program memory).
- renamed the "ram_*" ports and defines to "dmem_*" (data memory).

In addition, in order to prevent potential conflicts with the Verilog defines of other IPs, a Verilog undefine file has been created.		 olivier.girard 5253d 08h /openmsp430/trunk/core/rtl/verilog/periph/template_periph_8b.v
23 Renamed the "openMSP430.inc" file to "openMSP430_defines.v" & added the "timescale.v" file.
In order to follow the same structure as other OpenCores projects, the timescale and the defines are now included from within the Verilog files (using the `include construct).		 olivier.girard 5374d 10h /openmsp430/trunk/core/rtl/verilog/periph/template_periph_8b.v
17 Updated header with SVN info olivier.girard 5400d 05h /openmsp430/trunk/core/rtl/verilog/periph/template_periph_8b.v
2 Upload complete openMSP430 project to the SVN repository olivier.girard 5435d 05h /openmsp430/trunk/core/rtl/verilog/periph/template_periph_8b.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.