OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 152

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
152 Changes to allow building from unified source tree, to facilitate newlib integration and to fix a bug in the machine definition for OR32. jeremybennett 5065d 17h /openrisc/
151 OR1200 rel3 (added some files that were not checked-in earlier) marcus.erlandsson 5067d 09h /openrisc/
150 removed Linux directories marcus.erlandsson 5067d 18h /openrisc/
149 Initial commit of the GCC test suite jeremybennett 5068d 19h /openrisc/
148 The port of newlib for OpenRISC. This version just works with Or1ksim. There is code for a UART based version, but that needs some more work.

This allows GCC to be tested using Or1ksim.		 jeremybennett 5069d 10h /openrisc/
147 Integration of Or1ksim as a GDB simulator. jeremybennett 5069d 11h /openrisc/
146 Restructured Or1k implementation. Now works without frame pointer, using unified code approach. jeremybennett 5069d 11h /openrisc/
145 Fixed bug in data structure initialization. jeremybennett 5069d 11h /openrisc/
144 Missing file to fix bug 1797. jeremybennett 5069d 13h /openrisc/
143 Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195). jeremybennett 5069d 14h /openrisc/
142 added OpenRISC version rel3 marcus.erlandsson 5069d 17h /openrisc/
141 added OpenRISC version rel3 marcus.erlandsson 5069d 18h /openrisc/
140 Changes to ORPMon, probably broke flash loading, improved TFTP julius 5070d 17h /openrisc/
139 added rel3 info in tags-directory, to avoid misunderstanding marcus.erlandsson 5071d 16h /openrisc/
138 fixed check-in mistake (remove additional directory level) marcus.erlandsson 5071d 16h /openrisc/
137 Release-2 of the OR1200 processor, latest version is always located in trunk-directory marcus.erlandsson 5071d 18h /openrisc/
136 Adding crossbild script, updating MOF install script to use or1ksim-0.4.0 julius 5072d 14h /openrisc/
135 Tagging the 0.4.0 stable release of Or1ksim jeremybennett 5077d 18h /openrisc/
134 Updates for stable release 0.4.0 jeremybennett 5077d 18h /openrisc/
133 Patches for floating point support jeremybennett 5081d 15h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.