URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 371

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
371	Toolchain install script binutils commented out fix	julius	4976d 21h	/openrisc/
370	Toolchain install script uclibc url fix	julius	4976d 21h	/openrisc/
369	Toolchain build script binutils path fix	julius	4976d 22h	/openrisc/
368	Toolchain script: adding sim url path	julius	4976d 22h	/openrisc/
367	Fixup 1.0 release script	julius	4976d 22h	/openrisc/
366	Version 1.0 toolchain script commit	julius	4976d 22h	/openrisc/
365	Linux-2.6.34 patch update with updated USB ohs900 host	julius	4979d 16h	/openrisc/
364	OR1200 passes verilator lint. Mainly fixes to widths, and all case statements altered to casez and Xs changed to ?s. OR1200 PIC default width back to 31 (was accidentally changed to ORPSoC's 20 last checkin) OR1200 spec updated to version 0.9, various updates. OR1200 in ORPSoC and main OR1200 in sync, only difference is defines.	julius	4988d 15h	/openrisc/
363	ORPSoC's RTL code fixed to pass linting by Verilator. ORPSoC's debug interface disabled for now in both RTL and System C top level. Profiled building of cycle-accurate model now done correctly.	julius	4989d 01h	/openrisc/
362	ORPSoCv2 verilator building working again. Board build fixes to follow	julius	4990d 10h	/openrisc/
361	OPRSoCv2 - adding things left out in last check-in	julius	4990d 15h	/openrisc/
360	First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken	julius	4990d 15h	/openrisc/
359	Removing duplicate OR1200 spec from docs/ path, original in or1200/doc should be used instead, also moving Japanese OR1200 spec to or1200/doc	julius	4990d 22h	/openrisc/
358	OR1200's reset now configurable as active high or active low. Thanks to patch from OpenCores contributor Kuoping. Updated OR1200 in ORPSoCv2 and OR1200 project.	julius	4991d 00h	/openrisc/
357	Tidied up commenting.	jeremybennett	4991d 01h	/openrisc/
356	Added new simple MAC test to ORPSoC test suite: * orpsocv2/sw/or1200asm/or1200asm-mac.S: Added Fixed MAC pipeline issue in OR1200 * or1200/rtl/verilog/or1200_mult_mac.v: Made mac_op valid only once per insn. * orpsocv2/rtl/verilog/components/or1200/or1200_mult_mac.v: "" * orpsocv2/sw/dhry/dhry.c: Changed final output to be same as ORPmon version * orpsocv2/sim/bin/Makefile: Added new MAC test to default tests	julius	4991d 09h	/openrisc/
355	Adding CoreMark to ORPmon, updated Dhrystone test output	julius	4991d 17h	/openrisc/
354	Fixed ORPSoCv2 Dhrystone test, rewrote timer interrut * sw/support/crt0.S: Tick timer interrupt to increment variable now in place instead of calling customisable interrupt vector handler Changed all system frequencies in design to 50MHz.	julius	4992d 15h	/openrisc/
353	OR1200 RTL and ORPSoCv2 update, fixing Verilator build capability. * or1200/rtl/verilog/or1200_sprs.v: Verilator public and access comments * orpsocv2/rtl/verilog/components/or1200/or1200_sprs.v: "" * or1200/rtl/verilog/or1200_ctrl.v: Verilator public and access comments * orpsocv2/rtl/verilog/components/or1200/or1200_ctrl.v: "" * or1200/rtl/verilog/or1200_except.v: Verilator public and access comments * orpsocv2/rtl/verilog/components/or1200/or1200_except.v: "" * orpsocv2/rtl/verilog/components/wb_ram_b3/wb_ram_b3.v: Some Verilator related Lint issues fixed. ORPSoCv2: Removed bus arbiter snooping functions from OrpsocAccess and updated RAM model hooks for new RAM. * orpsocv2/bench/sysc/include/Or1200MonitorSC.h: Remove arbiter snooping * orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp: "" * orpsocv2/bench/sysc/include/OrpsocAccess.h: Remove arbiter snooping, change include and classes for new RAM model. * orpsocv2/bench/sysc/src/OrpsocAccess.cpp: "" or_debug_proxy - fixing sleep and Windows make issues: * or_debug_proxy/src/gdb.c: Removed all sleep - still to be fixed properly * or_debug_proxy/Makefile: Remove VPI file when building on Cygwin (deprecated) ORPmon play around, various changes to low level files.	julius	4992d 17h	/openrisc/
352	OR1200 RTL DC sensitivity list fix	julius	4993d 15h	/openrisc/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] - Rev 371

Filtering Options