OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 397

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
397 ORPSoCv2:

doc/ path added, with Texinfo documentation. Still a work in progress.

VPI files updated.

OR1200 l.maci instruction test added. highlighting bug with immediate field for that instruction.

Various cycle accurate model updates. Now uses orpsoc-defines.v (processed C-compat. version) to build.		 julius 4948d 08h /openrisc/
396 ORPSoCv2 final software fixes...for now. See updated README julius 4951d 07h /openrisc/
395 ORPSoCv2 moving ethernet tests to correct place julius 4951d 08h /openrisc/
394 ORPSoCv2 removing unused directories julius 4951d 08h /openrisc/
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 4951d 08h /openrisc/
392 ORPSoCv2 software path reorganisation stage 1. julius 4952d 00h /openrisc/
391 Removing modules no longer needed in ORPSoCv2 julius 4953d 00h /openrisc/
390 Updated toolchain build scripts to use FTP server on OpenCores.org. julius 4953d 00h /openrisc/
389 SD-Card boot added (sdboot) to the commands in the load file. DOS-filesystem added to support Fat12-16. Driver for SD-card added, SD and SDHC supported
Currently hardcoded to boot from vmlinux.bin		 tac2 4963d 08h /openrisc/
388 Tagging the 0.5.0rc2 candidate release of Or1ksim jeremybennett 4976d 07h /openrisc/
387 Fixed testing, to always use our DEJAGNU config. jeremybennett 4976d 07h /openrisc/
386 Updated for release 0.5.0rc2 jeremybennett 4976d 08h /openrisc/
385 Updates for Or1ksim 0.5.0rc2.

* configure: Regenerated.
* configure.ac: Minor tidy ups. Version changed to 0.5.0rc2.
* debug/rsp-server.c (rsp_query): Simplified handling of
"qTStatus" to indicate we just do not support tracing.
* doc/or1ksim.texi <Configuring the Build>: No longer mandatory to
specify the target.
<Memory Configuration>: Warns about issues with memory controller.
<Memory Controller Configuration>: Warns about issues with memory
controller and advises not to use it.
<Standalone Simulator>: Details for options with arguments updated.
* NEWS: Updated for 0.5.0rc2.
* peripheral/mc.c (mc_poc): Use constant MC_POC_VALID
(mc_index): Ensure value is valid.
* peripheral/mc-defines.h <MC_CE_VALID>: Defined.

* testsuite/test-code-or1k/configure: Regenerated.
* testsuite/test-code-or1k/configure.ac: Handle the case where
target_cpu is not set. Version changed to 0.5.0rc2.
* testsuite/test-code-or1k/support/spr-defs.h <SPR_VR_RES>:
Definition corrected.		 jeremybennett 4976d 08h /openrisc/
384 Tagging the 1.0rc2 candidate release of GCC 4.5.1 jeremybennett 4977d 08h /openrisc/
383 Adding makeinfo as a required tool to crossbuild-1.0.sh script julius 4977d 11h /openrisc/
382 New uClibc patch - to be built with 1.0 toolchain julius 4978d 06h /openrisc/
381 Crossbuild script for 1.0 updated to use new GCC rc2 patch and linux-2.6.35 julius 4978d 06h /openrisc/
380 Adding new Linux-2.6.35 patch, to be built with new 1.0 toolchain julius 4978d 06h /openrisc/
379 Linux-2.6.34 patch update - ethernet stability fix and USB host (ohs900) startup device detect improvement julius 4978d 07h /openrisc/
378 Adding gcc-4.5.1 patches to enable kernel to build again julius 4978d 11h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.