OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 501

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
501 ORPSoC or1200 mult/mac/divide unit serial arith bug fixed.
ORPSoC or1200 defines now use serial divide by default		 julius 4817d 06h /openrisc/
500 ORPSoC's System C UART model can now accept input from stdin during simulation to drive consoles etc

ML501 simulation makefile update to allow custom ELFs to be specified		 julius 4817d 09h /openrisc/
499 ORPSoC OR1200 updates - added l.ext instructions with tests, ammended some MAC bugs, decode stage cleanup julius 4818d 02h /openrisc/
498 or_debug_proxy updates to documentation and Makefile related to latest ftd2xx driver, julius 4819d 14h /openrisc/
497 or_debug_proxy updates julius 4820d 11h /openrisc/
496 ORPSoC ml501 updates - increased frequency, updated documentation julius 4820d 12h /openrisc/
495 ORPSoC adding more accessor functions to Micron SDRAM model. julius 4820d 12h /openrisc/
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 4831d 06h /openrisc/
493 ORPSoC VPI JTAG interface, hopefully fix 64-bit machine compile issues. julius 4833d 14h /openrisc/
492 ORPSoC VPI interface for modelsim and documentation update julius 4834d 12h /openrisc/
491 ORPSoC or1200_monitor update. julius 4834d 23h /openrisc/
490 Updates to fix spurious test failures and register scheduling. jeremybennett 4839d 05h /openrisc/
489 ORPSoC sw cleanup. Remove warnings. julius 4844d 11h /openrisc/
488 ORPSoC OR1200 driver - tick timer exception handler reverted to generic - cpu tick function hook used as default in handler table. OR1200 timer demo sw for board added. julius 4844d 12h /openrisc/
487 ORPSoC main software makefile update julius 4847d 10h /openrisc/
486 ORPSoC updates, mainly software, i2c driver julius 4847d 10h /openrisc/
485 ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 julius 4851d 14h /openrisc/
484 Changes to make r12 call-saved and to bring wchar tests in line. jeremybennett 4852d 13h /openrisc/
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4854d 15h /openrisc/
482 Don't hardcode tool versions in help text olof 4856d 03h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.