OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.1rc1/] [autom4te.cache/] - Rev 511

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
511 Tagging the 0.5.1rc1 release of Or1ksim jeremybennett 4788d 14h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/autom4te.cache/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4891d 09h /openrisc/trunk/or1ksim/autom4te.cache/
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4908d 04h /openrisc/trunk/or1ksim/autom4te.cache/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4918d 00h /openrisc/trunk/or1ksim/autom4te.cache/
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4928d 05h /openrisc/trunk/or1ksim/autom4te.cache/
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 4936d 13h /openrisc/trunk/or1ksim/autom4te.cache/
233 New softfloat FPU and testfloat sw for or1ksim julius 5037d 01h /openrisc/trunk/or1ksim/autom4te.cache/
226 Orksim floating point support additions, spr-defs.h updates, newlib cache init routines updated julius 5040d 07h /openrisc/trunk/or1ksim/autom4te.cache/
202 Adding executed log in binary format capability to or1ksim julius 5053d 10h /openrisc/trunk/or1ksim/autom4te.cache/
60 Mark Jarvin's patches to support Mac OS X (Snow Leopard). jeremybennett 5259d 09h /openrisc/trunk/or1ksim/autom4te.cache/
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5471d 16h /openrisc/trunk/or1ksim/autom4te.cache/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.