OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] - Rev 643

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
643 or1200: new ALU comparision implementation option, TLB invalidate register indicated as not present, multiply overflow detection bug fix julius 4643d 00h /openrisc/trunk/
642 or1200: add carry, overflow bits, and range exception julius 4643d 00h /openrisc/trunk/
641 or1200: fix serial multiply/divide bug julius 4643d 00h /openrisc/trunk/
640 or1200: add l.ext instructions, fix a MAC bug julius 4643d 00h /openrisc/trunk/
639 or1200: or1200_dpram.v change task set_gpr to function julius 4643d 00h /openrisc/trunk/
638 orpsoc: xilinx: use XILINX env variable

instead of rely on custom environment variables,
use the XILINX variable and instruct the user how to
source the scripts that set it.

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>		 stekern 4646d 16h /openrisc/trunk/
637 porint parallel port(gpio) management task filepang 4649d 04h /openrisc/trunk/
636 porting serial port management task, interrupt hander filepang 4649d 04h /openrisc/trunk/
635 Patch for http://bugzilla.opencores.org/show_bug.cgi?id=69.

* config/or32/linux-elf.h <TARGET_OS_CPP_BUILTINS>: Defined, based
on LINUX_TARGET_OS_CPP_BUILTINS copied from linux.h.		 jeremybennett 4650d 08h /openrisc/trunk/
634 orpsoc: atlys: autoregenerate coregen cores

Instead of keeping binary .ngc files of the coregen
generated cores, use coregen to generate them from the .xco
and .cgp file		 stekern 4651d 16h /openrisc/trunk/
633 orpsoc: add Digilent Atlys spartan6 board README

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>		 stekern 4651d 16h /openrisc/trunk/
632 orpsoc: add Digilent Atlys spartan6 board sw include file

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>		 stekern 4651d 16h /openrisc/trunk/
631 orpsoc: add Digilent Atlys spartan6 board testbench

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>		 stekern 4651d 16h /openrisc/trunk/
630 orpsoc: add Digilent Atlys spartan6 board backend

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>		 stekern 4651d 16h /openrisc/trunk/
629 orpsoc: add Digilent Atlys spartan6 board or1ksim configuration

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>		 stekern 4651d 16h /openrisc/trunk/
628 orpsoc: add Digilent Atlys spartan6 board Makefiles

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>		 stekern 4651d 16h /openrisc/trunk/
627 orpsoc: add Digilent Atlys spartan6 board rtl

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>		 stekern 4651d 16h /openrisc/trunk/
626 Fix to support GCC 4.6 by disabling -Werror. jeremybennett 4660d 06h /openrisc/trunk/
625 Fixed configuration to work with GCC 4.6, added -Werror to avoid GCC 4.6 warning as a temporary fix. Added pic.cfg to EXTRA_DIST. Made tests build with SILENT_RULES if available. jeremybennett 4660d 07h /openrisc/trunk/
624 add missing delay slot instruction
vPortDisableInterrupts
vPortEnableInterrupts		 filepang 4661d 12h /openrisc/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.