OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [docs/] - Rev 867

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
867 Publish OR1K 1.1 architecture spec

Changelog:
- Add atomicity chapter.
- Add l.lwa and l.swa instructions.
stekern 3865d 19h /openrisc/trunk/docs/
855 Publish OR1K 1.0 architecture spec julius 4380d 08h /openrisc/trunk/docs/
648 docs: OR1K architecture now labeled as revision 0 in draft spec julius 4831d 10h /openrisc/trunk/docs/
534 Some ABI updates (64-bit values in 32-bit registers, FP optional) yannv 4974d 17h /openrisc/trunk/docs/
533 First draft of 2011 review of OR1K architecture specification. yannv 4974d 21h /openrisc/trunk/docs/
431 Updated and move OR1200 supplementary manual.

or_debug_proxy GDB RSP interface fix.

ORPSoC S/W and makefile updates.
julius 5131d 13h /openrisc/trunk/docs/
359 Removing duplicate OR1200 spec from docs/ path, original in or1200/doc should be used instead, also moving Japanese OR1200 spec to or1200/doc julius 5205d 18h /openrisc/trunk/docs/
353 OR1200 RTL and ORPSoCv2 update, fixing Verilator build capability.
* or1200/rtl/verilog/or1200_sprs.v: Verilator public and access comments
* orpsocv2/rtl/verilog/components/or1200/or1200_sprs.v: ""
* or1200/rtl/verilog/or1200_ctrl.v: Verilator public and access comments
* orpsocv2/rtl/verilog/components/or1200/or1200_ctrl.v: ""
* or1200/rtl/verilog/or1200_except.v: Verilator public and access comments
* orpsocv2/rtl/verilog/components/or1200/or1200_except.v: ""
* orpsocv2/rtl/verilog/components/wb_ram_b3/wb_ram_b3.v: Some
Verilator related Lint issues fixed.

ORPSoCv2: Removed bus arbiter snooping functions from OrpsocAccess and
updated RAM model hooks for new RAM.
* orpsocv2/bench/sysc/include/Or1200MonitorSC.h: Remove arbiter snooping
* orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp: ""
* orpsocv2/bench/sysc/include/OrpsocAccess.h: Remove arbiter snooping,
change include and classes for new RAM model.
* orpsocv2/bench/sysc/src/OrpsocAccess.cpp: ""

or_debug_proxy - fixing sleep and Windows make issues:
* or_debug_proxy/src/gdb.c: Removed all sleep - still to be fixed properly
* or_debug_proxy/Makefile: Remove VPI file when building on Cygwin (deprecated)

ORPmon play around, various changes to low level files.
julius 5207d 14h /openrisc/trunk/docs/
257 Changed or1200 supplementary manual from referring or or1200v2 to be just for the or1200 in general julius 5216d 16h /openrisc/trunk/docs/
231 Japanes translation of the OpenRISC specification by Takashi Okawa. jeremybennett 5244d 22h /openrisc/trunk/docs/
191 Updated to clarify use of r9 in the l.jalr delay slot. jeremybennett 5264d 11h /openrisc/trunk/docs/
129 Previous commit was before saving file. jeremybennett 5291d 15h /openrisc/trunk/docs/
126 More explanation of l.xori. jeremybennett 5291d 15h /openrisc/trunk/docs/
125 Update to specification of l.xori. jeremybennett 5291d 22h /openrisc/trunk/docs/
120 Documents exception generation by l.jalr and l.jr jeremybennett 5293d 12h /openrisc/trunk/docs/
119 Updated to clarify exceptions for division and details of multiplication. jeremybennett 5293d 23h /openrisc/trunk/docs/
117 Updates on l.ff1, l.fl1 and l.maci. jeremybennett 5296d 11h /openrisc/trunk/docs/
113 Updates to exception handling for l.add and l.div jeremybennett 5298d 11h /openrisc/trunk/docs/
108 Updated to clarify overflow and exceptions for l.add, l.addc, l.addi, l.addic, l.div and l.divu. jeremybennett 5301d 11h /openrisc/trunk/docs/
103 Updated to clarify lf.madd.d and lf.madd.s opcodes. jeremybennett 5305d 15h /openrisc/trunk/docs/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.