OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [peripheral/] - Rev 821

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
784 Patch from R Diez to ensure DejaGnu handles errors better. Autoconf infrastructure all updated.

2012-03-21 Jeremy Bennett <jeremy.bennett@embecosm.com>

Patch from R Diez <rdiezmail-openrisc@yahoo.de>

* Makefile.am: Add AM_RUNTESTFLAGS to trigger correct error
behaviour.		 jeremybennett 4443d 00h /openrisc/trunk/or1ksim/peripheral/
625 Fixed configuration to work with GCC 4.6, added -Werror to avoid GCC 4.6 warning as a temporary fix. Added pic.cfg to EXTRA_DIST. Made tests build with SILENT_RULES if available. jeremybennett 4662d 08h /openrisc/trunk/or1ksim/peripheral/
566 or1ksim/eth: Fix ethernet file I/O on 64-bit machines stekern 4716d 00h /openrisc/trunk/or1ksim/peripheral/
538 or1ksim updates. spr-def.h updates, Cygwin compile error fixes. julius 4760d 05h /openrisc/trunk/or1ksim/peripheral/
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4792d 08h /openrisc/trunk/or1ksim/peripheral/
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4857d 10h /openrisc/trunk/or1ksim/peripheral/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4884d 09h /openrisc/trunk/or1ksim/peripheral/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4894d 04h /openrisc/trunk/or1ksim/peripheral/
451 More tidying up. jeremybennett 4905d 00h /openrisc/trunk/or1ksim/peripheral/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4905d 04h /openrisc/trunk/or1ksim/peripheral/
443 Work in progress on more efficient Ethernet. jeremybennett 4910d 08h /openrisc/trunk/or1ksim/peripheral/
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4910d 22h /openrisc/trunk/or1ksim/peripheral/
440 Updated documentation to describe new Ethernet usage. jeremybennett 4912d 00h /openrisc/trunk/or1ksim/peripheral/
437 Or1ksim - ethernet peripheral update, working much better. julius 4919d 18h /openrisc/trunk/or1ksim/peripheral/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4920d 19h /openrisc/trunk/or1ksim/peripheral/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4924d 01h /openrisc/trunk/or1ksim/peripheral/
432 Updates to handle interrupts correctly. jeremybennett 4925d 04h /openrisc/trunk/or1ksim/peripheral/
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.		 julius 4928d 04h /openrisc/trunk/or1ksim/peripheral/
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4931d 00h /openrisc/trunk/or1ksim/peripheral/
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 4939d 08h /openrisc/trunk/or1ksim/peripheral/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.