URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [libsim.tests/] [jtag-write-control.exp] - Rev 220

Rev	Log message	Author	Age	Path
220	Updated library interface to take a full command line (this will break all old code). Added -q/--quiet and --report-memory-errors flags to command line. Fixed all tests to match this.	jeremybennett	5047d 05h	/openrisc/trunk/or1ksim/testsuite/libsim.tests/jtag-write-control.exp
98	Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller.	jeremybennett	5112d 09h	/openrisc/trunk/or1ksim/testsuite/libsim.tests/jtag-write-control.exp