OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] - Rev 419

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
417 ORPSoC re-adding doc automake files, this time not symlinks julius 4941d 10h /openrisc/trunk/orpsocv2/
416 ORPSoC doc cleanup - removing symlinks from automake'd docs build path julius 4941d 10h /openrisc/trunk/orpsocv2/
415 ORPSoC - ML501 update, working again.
Documentation update including information on ML501 build
OR1200 updates to do with instruction cache tag signal when
invalidate instruction used.
Added ability to define address to pass to SPI flash when
booting.
Added SPI sw test for board which allows inspection of
data in a flash.
julius 4941d 11h /openrisc/trunk/orpsocv2/
412 ORPSoC update - Rearranged Xilinx ML501, simulations working again. julius 4945d 00h /openrisc/trunk/orpsocv2/
411 Improved ethmac testbench and software.

Renamed some OR1200 library functions to be more generic.

Fixed bug with versatile_mem_ctrl for Actel board.

Added ability to simulate gatelevel modules alongside RTL modules
in board build.
julius 4945d 12h /openrisc/trunk/orpsocv2/
410 ORPSoC: Adding README in root explaining how to build documentation, and
documentation fixup so it builds properly again.
julius 4946d 12h /openrisc/trunk/orpsocv2/
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.
julius 4946d 12h /openrisc/trunk/orpsocv2/
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 4947d 00h /openrisc/trunk/orpsocv2/
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 4948d 06h /openrisc/trunk/orpsocv2/
398 ORPSoCv2 removing generic backend path - not needed julius 4949d 13h /openrisc/trunk/orpsocv2/
397 ORPSoCv2:

doc/ path added, with Texinfo documentation. Still a work in progress.

VPI files updated.

OR1200 l.maci instruction test added. highlighting bug with immediate field for that instruction.

Various cycle accurate model updates. Now uses orpsoc-defines.v (processed C-compat. version) to build.
julius 4950d 12h /openrisc/trunk/orpsocv2/
396 ORPSoCv2 final software fixes...for now. See updated README julius 4953d 10h /openrisc/trunk/orpsocv2/
395 ORPSoCv2 moving ethernet tests to correct place julius 4953d 11h /openrisc/trunk/orpsocv2/
394 ORPSoCv2 removing unused directories julius 4953d 11h /openrisc/trunk/orpsocv2/
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 4953d 11h /openrisc/trunk/orpsocv2/
392 ORPSoCv2 software path reorganisation stage 1. julius 4954d 03h /openrisc/trunk/orpsocv2/
391 Removing modules no longer needed in ORPSoCv2 julius 4955d 04h /openrisc/trunk/orpsocv2/
374 ORPSoCv2 adding some files forgotten from last checkin julius 4986d 10h /openrisc/trunk/orpsocv2/
373 ORPSoCv2 software update for compatibility with OR toolchain 1.0 julius 4986d 10h /openrisc/trunk/orpsocv2/
364 OR1200 passes verilator lint. Mainly fixes to widths, and all case statements
altered to casez and Xs changed to ?s.

OR1200 PIC default width back to 31 (was accidentally changed to ORPSoC's 20
last checkin)

OR1200 spec updated to version 0.9, various updates.

OR1200 in ORPSoC and main OR1200 in sync, only difference is defines.
julius 4998d 08h /openrisc/trunk/orpsocv2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.