OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] - Rev 530

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
530 ORPSoC update

Ethernet MAC Wishbone interface fixes

Beginnings of software update.

ML501 backend script fixes for new ISE
julius 4765d 03h /openrisc/trunk/orpsocv2/
528 ORPSoC SPI flash programming link script bug fix julius 4770d 03h /openrisc/trunk/orpsocv2/
506 ORPSoC or1200 interrupt and syscall generation test julius 4790d 21h /openrisc/trunk/orpsocv2/
505 OR1200 overflow detection fixup

SPIflash program update

or1200 driver library timer improvement
julius 4790d 22h /openrisc/trunk/orpsocv2/
504 ORPSoC ALU update with new comparison configuration option, software test for comparisons and register file comment cleanup julius 4807d 17h /openrisc/trunk/orpsocv2/
503 ORPSoC's or1200 defines fix to indicate we don't actually have I/DMMU invalidate registers. julius 4808d 13h /openrisc/trunk/orpsocv2/
502 ORPSoC update - or1200, ethmac Xilinx fifos
or1200 in ORPSoC has carry bit, overflow bit, and range exception added and tested. New software tests in ORPSoC library. Ml501 build had ethmac fifos added, and or1200_defines updated to use these new or1200 features by default
julius 4810d 18h /openrisc/trunk/orpsocv2/
501 ORPSoC or1200 mult/mac/divide unit serial arith bug fixed.
ORPSoC or1200 defines now use serial divide by default
julius 4811d 18h /openrisc/trunk/orpsocv2/
500 ORPSoC's System C UART model can now accept input from stdin during simulation to drive consoles etc

ML501 simulation makefile update to allow custom ELFs to be specified
julius 4811d 21h /openrisc/trunk/orpsocv2/
499 ORPSoC OR1200 updates - added l.ext instructions with tests, ammended some MAC bugs, decode stage cleanup julius 4812d 14h /openrisc/trunk/orpsocv2/
496 ORPSoC ml501 updates - increased frequency, updated documentation julius 4815d 00h /openrisc/trunk/orpsocv2/
495 ORPSoC adding more accessor functions to Micron SDRAM model. julius 4815d 01h /openrisc/trunk/orpsocv2/
493 ORPSoC VPI JTAG interface, hopefully fix 64-bit machine compile issues. julius 4828d 03h /openrisc/trunk/orpsocv2/
492 ORPSoC VPI interface for modelsim and documentation update julius 4829d 01h /openrisc/trunk/orpsocv2/
491 ORPSoC or1200_monitor update. julius 4829d 11h /openrisc/trunk/orpsocv2/
489 ORPSoC sw cleanup. Remove warnings. julius 4839d 00h /openrisc/trunk/orpsocv2/
488 ORPSoC OR1200 driver - tick timer exception handler reverted to generic - cpu tick function hook used as default in handler table. OR1200 timer demo sw for board added. julius 4839d 00h /openrisc/trunk/orpsocv2/
487 ORPSoC main software makefile update julius 4841d 22h /openrisc/trunk/orpsocv2/
486 ORPSoC updates, mainly software, i2c driver julius 4841d 22h /openrisc/trunk/orpsocv2/
485 ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 julius 4846d 03h /openrisc/trunk/orpsocv2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.