OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [actel/] [ordb1a3pe1500/] [sim/] [bin] - Rev 542

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
542 ORPSoC scripts cleanup. Now centralised.

Documentation updated for ml501's SPI programming, noting issues with ISE12.
julius 4732d 08h /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/bin
492 ORPSoC VPI interface for modelsim and documentation update julius 4819d 16h /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/bin
475 ORPSoC main simulation makefile tidy up, addition of BSS test to cbasic test, addition or o1ksim config files for each board build, modification of BSS symbols in linker script and crt0. julius 4857d 18h /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/bin
468 ORPSoC update:
Added USER_ELF and USER_VMEM options to reference design simulation scripts.
Changed use of absolute BOARD_PATH variable to simply BOARD relative to board path
ML501's board.h bootrom default now boot from SPI
julius 4862d 19h /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/bin
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.
julius 4889d 09h /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/bin
411 Improved ethmac testbench and software.

Renamed some OR1200 library functions to be more generic.

Fixed bug with versatile_mem_ctrl for Actel board.

Added ability to simulate gatelevel modules alongside RTL modules
in board build.
julius 4928d 15h /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/bin
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 4930d 03h /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/bin

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.