URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [ml501/] [bench/] [verilog/] - Rev 412

Rev	Log message	Author	Age	Path
412	ORPSoC update - Rearranged Xilinx ML501, simulations working again.	julius	4936d 11h	/openrisc/trunk/orpsocv2/boards/xilinx/ml501/bench/verilog/
360	First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken	julius	4991d 18h	/openrisc/trunk/orpsocv2/boards/xilinx/ml501/bench/verilog/