OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] - Rev 807

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
807 ORPSoC: Commit for bug 85 - add DSX support to OR1200.

http://bugzilla.opencores.org/bugzilla4/show_bug.cgi?id=85

Also added software tests, and added these tests to default regression test list
julius 4374d 02h /openrisc/trunk/orpsocv2/rtl/
805 ORPSoC: Fix for bug 90 - EPCR on range exception bug

http://bugzilla.opencores.org/bugzilla4/show_bug.cgi?id=90
julius 4374d 03h /openrisc/trunk/orpsocv2/rtl/
803 ORPSoC: Fix for bug 91, l.sub not setting overflow flag correctly

http://bugzilla.opencores.org/bugzilla4/show_bug.cgi?id=91
julius 4374d 03h /openrisc/trunk/orpsocv2/rtl/
801 ORPSoC: Fix bug 88

http://bugzilla.opencores.org/bugzilla4/show_bug.cgi?id=88
julius 4379d 08h /openrisc/trunk/orpsocv2/rtl/
794 ORPSoC, or1200: split out or1200_fpu_intfloat_conv_except module into own file

Fixes lint warnings.
julius 4412d 17h /openrisc/trunk/orpsocv2/rtl/
788 or1200: Patch from R Diez to remove l.cust5 signal from a sensitivty list when it's not defined.

Signed-off-by: R Diez <rdiezmail-openrisc@yahoo.de>
Acked-by: Julius Baxter <juliusbaxter@gmail.com>
julius 4437d 07h /openrisc/trunk/orpsocv2/rtl/
679 Allow setting the boot address as an external
parameter. If no parameter is used, the value
from OR1200_BOOT_ADR will be used

Signed-off-by: Olof Kindgren <olof@opencores.org>
Acked-by: Julius Baxter <juliusbaxter@gmail.com>
olof 4461d 08h /openrisc/trunk/orpsocv2/rtl/
672 ORPSoC: Fix Bug 76 - Incorrect unsigned integer less-than compare with COMP3 option enabled

OR1200 RTL fix and software test added.
julius 4540d 03h /openrisc/trunk/orpsocv2/rtl/
655 ORPSoC: add CFI flash controller to ml501, sw driver, tests, app, documentation julius 4591d 05h /openrisc/trunk/orpsocv2/rtl/
619 ORPSoC OR1200 fix and regression test for bug 51.

signed-off Julius Baxter
reviewed by Stefan Kristiansson
julius 4672d 05h /openrisc/trunk/orpsocv2/rtl/
618 Remove unused parameter Tp olof 4672d 12h /openrisc/trunk/orpsocv2/rtl/
570 Fix white space in ethmac headers olof 4687d 07h /openrisc/trunk/orpsocv2/rtl/
547 ORPSoC dbg_if fix for slow Wishbone slaves julius 4734d 14h /openrisc/trunk/orpsocv2/rtl/
546 ORPSoC update: Fix WB B3 bursting termination on error in WB B3 RAM model julius 4735d 07h /openrisc/trunk/orpsocv2/rtl/
545 ORPSoC - revert unecessary i2c fix - driver oneliner was all that was needed. julius 4741d 09h /openrisc/trunk/orpsocv2/rtl/
543 i2c_master_slave bug fix for slave, potentially holding SDA low when master wants to send stop. julius 4741d 16h /openrisc/trunk/orpsocv2/rtl/
537 ORPSoC or1200 fix for l.rfe bug, and when multiply is disabled. julius 4758d 04h /openrisc/trunk/orpsocv2/rtl/
536 ORPSoC - removing duplicate ethmac toplevel file. julius 4761d 17h /openrisc/trunk/orpsocv2/rtl/
530 ORPSoC update

Ethernet MAC Wishbone interface fixes

Beginnings of software update.

ML501 backend script fixes for new ISE
julius 4770d 16h /openrisc/trunk/orpsocv2/rtl/
506 ORPSoC or1200 interrupt and syscall generation test julius 4796d 10h /openrisc/trunk/orpsocv2/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.