OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] - Rev 853

Filtering Options

Rev	Log message	Author	Age	Path
545	ORPSoC - revert unecessary i2c fix - driver oneliner was all that was needed.	julius	4731d 13h	/openrisc/trunk/orpsocv2/rtl/verilog/
543	i2c_master_slave bug fix for slave, potentially holding SDA low when master wants to send stop.	julius	4731d 20h	/openrisc/trunk/orpsocv2/rtl/verilog/
537	ORPSoC or1200 fix for l.rfe bug, and when multiply is disabled.	julius	4748d 07h	/openrisc/trunk/orpsocv2/rtl/verilog/
536	ORPSoC - removing duplicate ethmac toplevel file.	julius	4751d 21h	/openrisc/trunk/orpsocv2/rtl/verilog/
530	ORPSoC update Ethernet MAC Wishbone interface fixes Beginnings of software update. ML501 backend script fixes for new ISE	julius	4760d 20h	/openrisc/trunk/orpsocv2/rtl/verilog/
506	ORPSoC or1200 interrupt and syscall generation test	julius	4786d 14h	/openrisc/trunk/orpsocv2/rtl/verilog/
505	OR1200 overflow detection fixup SPIflash program update or1200 driver library timer improvement	julius	4786d 15h	/openrisc/trunk/orpsocv2/rtl/verilog/
504	ORPSoC ALU update with new comparison configuration option, software test for comparisons and register file comment cleanup	julius	4803d 10h	/openrisc/trunk/orpsocv2/rtl/verilog/
503	ORPSoC's or1200 defines fix to indicate we don't actually have I/DMMU invalidate registers.	julius	4804d 06h	/openrisc/trunk/orpsocv2/rtl/verilog/
502	ORPSoC update - or1200, ethmac Xilinx fifos or1200 in ORPSoC has carry bit, overflow bit, and range exception added and tested. New software tests in ORPSoC library. Ml501 build had ethmac fifos added, and or1200_defines updated to use these new or1200 features by default	julius	4806d 10h	/openrisc/trunk/orpsocv2/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.