OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [arbiter] - Rev 506

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
506 ORPSoC or1200 interrupt and syscall generation test julius 4800d 20h /openrisc/trunk/orpsocv2/rtl/verilog/arbiter
363 ORPSoC's RTL code fixed to pass linting by Verilator.

ORPSoC's debug interface disabled for now in both RTL and System C top level.

Profiled building of cycle-accurate model now done correctly.
julius 5001d 03h /openrisc/trunk/orpsocv2/rtl/verilog/arbiter
362 ORPSoCv2 verilator building working again. Board build fixes to follow julius 5002d 12h /openrisc/trunk/orpsocv2/rtl/verilog/arbiter
361 OPRSoCv2 - adding things left out in last check-in julius 5002d 17h /openrisc/trunk/orpsocv2/rtl/verilog/arbiter

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.