OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [ethmac/] [eth_wishbone.v] - Rev 530

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
530	ORPSoC update Ethernet MAC Wishbone interface fixes Beginnings of software update. ML501 backend script fixes for new ISE	julius	4764d 04h	/openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_wishbone.v
485	ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501	julius	4845d 04h	/openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_wishbone.v
439	ORPSoC update Ethernet MAC synthesis issues with Actel Synplify D-2009.12A Ethernet MAC FIFO synthesis issues with Xilinx XST Multiply/divide tests for to run on target. Added third interface to ram_wb module, changed reference design RAM to ram_wb wrapper. Updated verilog and system C monitor modules accordingly. Added ability to use ram_wb as internal memory on ML501 design. Fixed ethernet MAC tests for ML501.	julius	4904d 22h	/openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_wishbone.v
409	ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it. Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build. Updated documentation.	julius	4938d 00h	/openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_wishbone.v
403	ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly.	julius	4939d 18h	/openrisc/trunk/orpsocv2/rtl/verilog/eth/eth_wishbone.v
360	First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken	julius	4991d 19h	/openrisc/trunk/orpsocv2/rtl/verilog/eth/eth_wishbone.v
69	ORPSoC xilinx ml501 board update - added ethernet eupport and software test	julius	5195d 10h	/openrisc/trunk/orpsocv2/rtl/verilog/components/ethernet/eth_wishbone.v
6	Checking in ORPSoCv2	julius	5468d 16h	/openrisc/trunk/orpsocv2/rtl/verilog/components/ethernet/eth_wishbone.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.