OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [ethmac/] [xilinx_dist_ram_16x32.v] - Rev 409

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.
julius 4924d 07h /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/xilinx_dist_ram_16x32.v
360 First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken julius 4978d 02h /openrisc/trunk/orpsocv2/rtl/verilog/eth/xilinx_dist_ram_16x32.v
6 Checking in ORPSoCv2 julius 5454d 23h /openrisc/trunk/orpsocv2/rtl/verilog/components/ethernet/xilinx_dist_ram_16x32.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.