URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [smii/] - Rev 403

Rev	Log message	Author	Age	Path
403	ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly.	julius	4944d 00h	/openrisc/trunk/orpsocv2/rtl/verilog/smii/
360	First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken	julius	4996d 01h	/openrisc/trunk/orpsocv2/rtl/verilog/smii/
55	Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk	julius	5296d 23h	/openrisc/trunk/orpsocv2/rtl/verilog/components/smii/
49	Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update	julius	5358d 23h	/openrisc/trunk/orpsocv2/rtl/verilog/components/smii/
44	New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades	julius	5410d 09h	/openrisc/trunk/orpsocv2/rtl/verilog/components/smii/
6	Checking in ORPSoCv2	julius	5472d 21h	/openrisc/trunk/orpsocv2/rtl/verilog/components/smii/