OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [smii/] - Rev 485

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 4948d 10h /openrisc/trunk/orpsocv2/rtl/verilog/smii/
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 4949d 16h /openrisc/trunk/orpsocv2/rtl/verilog/smii/
360 First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken julius 5001d 17h /openrisc/trunk/orpsocv2/rtl/verilog/smii/
55 Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk julius 5302d 15h /openrisc/trunk/orpsocv2/rtl/verilog/components/smii/
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5364d 15h /openrisc/trunk/orpsocv2/rtl/verilog/components/smii/
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5416d 01h /openrisc/trunk/orpsocv2/rtl/verilog/components/smii/
6 Checking in ORPSoCv2 julius 5478d 14h /openrisc/trunk/orpsocv2/rtl/verilog/components/smii/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.