OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sim/] [bin/] [Makefile] - Rev 43

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
43 Couple of fixes to ORPSoC, new linux patch version in toolchain script julius 5431d 18h /openrisc/trunk/orpsocv2/sim/bin/Makefile
42 Fixed ORPSoCv2 VCD dumping and UART output in cycleaccurate model julius 5447d 15h /openrisc/trunk/orpsocv2/sim/bin/Makefile
40 Added GDB server to verilog simulation via VPI and make target to build and run this model julius 5451d 22h /openrisc/trunk/orpsocv2/sim/bin/Makefile
36 Better clean rule in makefile julius 5465d 22h /openrisc/trunk/orpsocv2/sim/bin/Makefile
6 Checking in ORPSoCv2 julius 5470d 09h /openrisc/trunk/orpsocv2/sim/bin/Makefile

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.