OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [board/] - Rev 631

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
506 ORPSoC or1200 interrupt and syscall generation test julius 4799d 05h /openrisc/trunk/orpsocv2/sw/board/
485 ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 julius 4854d 10h /openrisc/trunk/orpsocv2/sw/board/
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 4949d 01h /openrisc/trunk/orpsocv2/sw/board/
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 4954d 05h /openrisc/trunk/orpsocv2/sw/board/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.