OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 570

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
570 Fix white space in ethmac headers olof 4682d 04h /
569 Added AM_SILENT_RULES for nicer builds olof 4692d 07h /
568 OPRSoC - adding Xilinx Xtreme DSP Spartan-3A 1800A board port and documentation julius 4698d 12h /
567 ORPSoC ethmac test and diagnosis software program updates. julius 4698d 15h /
566 or1ksim/eth: Fix ethernet file I/O on 64-bit machines stekern 4708d 03h /
565 Fixes to gdbserver, updated tests for newlib. jeremybennett 4710d 04h /
564 Update docs for new modules sub directory olof 4711d 01h /
563 Search for external cores in <board>/modules path olof 4711d 01h /
562 ORPSoC - board modelsim makefile tab/space fixup julius 4718d 09h /
561 or1ksim - timer module, spr-defs.h re-bugfix julius 4718d 09h /
560 ORPSoC update - update make scripts, XILINX_PATH setup changes.

Note - may require a change to XILINX_PATH on user systems.
julius 4719d 00h /
559 or1ksim - spr-def.sh fix for timer julius 4719d 21h /
558 ORPSoC makefile script fragments update. julius 4721d 13h /
557 Round baud rate divisor instead of truncating, reduces error for low divisors. yannv 4723d 10h /
556 or1ksim - added performance counters unit and test for it. julius 4724d 03h /
555 A number of improvements to help matching of stages and handling of timeouts. jeremybennett 4724d 05h /
554 Bug fix. jeremybennett 4725d 03h /
553 Updated test scripts that are more robust in the face of unreliable telnet. Improved scripts for checking results and searching for Linux sessions on a network. jeremybennett 4725d 04h /
552 or1ksim - cpu/ cleanup - remove dynamic execution model WIP, and dlx, or16 targets julius 4725d 12h /
551 Fixed typo (disble->disable) in cache disable functions. yannv 4727d 08h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.