OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 807

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
787 Patch from R Diez to zero R0 on startup. ChangeLog from testsuite/test-code-or1k:

2012-03-23 Jeremy Bennett <jeremy.bennett@embecosm.com>

Patch from R Diez <rdiezmail-openrisc@yahoo.de>

* cache/cache-asm.S, cfg/cfg.S, except-test/except-test-s.S,
* except/except.S, ext/ext.S, flag/flag.S, fp/fp.S,
* inst-set-test/inst-set-test.S, int-test/int-test.S,
* mc-common/except-mc.S, uos/except-or32.S: Clear R0 on
start-up. There is no guarantee that R0 is hardwired to zero, and
indeed it is not when simulating the or1200 Verilog core.
* configure: Regenerated.
* configure.ac: Updated version.		 jeremybennett 4440d 01h /
786 new ecos tree (tracking mainline) skrzyp 4440d 01h /
785 We are about to upload a new tree (that has a different structure) skrzyp 4440d 02h /
784 Patch from R Diez to ensure DejaGnu handles errors better. Autoconf infrastructure all updated.

2012-03-21 Jeremy Bennett <jeremy.bennett@embecosm.com>

Patch from R Diez <rdiezmail-openrisc@yahoo.de>

* Makefile.am: Add AM_RUNTESTFLAGS to trigger correct error
behaviour.		 jeremybennett 4441d 16h /
783 Initial dev directory snapshot with FSF GCC mainline jeremybennett 4455d 15h /
782 Tags directory for GNU development tool chain. jeremybennett 4455d 15h /
781 Initial check-in of GCC, with properties matching the upstream. jeremybennett 4458d 02h /
780 Initial check-in of GCC, with properties matching the upstream. jeremybennett 4460d 16h /
779 Initial check-in of GCC, with properties matching the upstream. jeremybennett 4460d 16h /
778 Initial check-in of GCC, with properties matching the upstream. jeremybennett 4460d 16h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.