OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 559

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
559 or1ksim - spr-def.sh fix for timer julius 4933d 06h /
558 ORPSoC makefile script fragments update. julius 4934d 22h /
557 Round baud rate divisor instead of truncating, reduces error for low divisors. yannv 4936d 19h /
556 or1ksim - added performance counters unit and test for it. julius 4937d 12h /
555 A number of improvements to help matching of stages and handling of timeouts. jeremybennett 4937d 13h /
554 Bug fix. jeremybennett 4938d 12h /
553 Updated test scripts that are more robust in the face of unreliable telnet. Improved scripts for checking results and searching for Linux sessions on a network. jeremybennett 4938d 13h /
552 or1ksim - cpu/ cleanup - remove dynamic execution model WIP, and dlx, or16 targets julius 4938d 21h /
551 Fixed typo (disble->disable) in cache disable functions. yannv 4940d 17h /
550 Turned off verbose output in script. Documented diagnostics in testing. jeremybennett 4940d 17h /
549 Clarified meaning of DEJAGNU. jeremybennett 4940d 18h /
548 New scripts for testing, documentation of testing, fixes to DejaGnu test scripts and updates to scripts. jeremybennett 4940d 19h /
547 ORPSoC dbg_if fix for slow Wishbone slaves julius 4942d 20h /
546 ORPSoC update: Fix WB B3 bursting termination on error in WB B3 RAM model julius 4943d 13h /
545 ORPSoC - revert unecessary i2c fix - driver oneliner was all that was needed. julius 4949d 15h /
544 ORPSoC ordb1a3pe1500 update - adding SD card controller. julius 4949d 22h /
543 i2c_master_slave bug fix for slave, potentially holding SDA low when master wants to send stop. julius 4949d 22h /
542 ORPSoC scripts cleanup. Now centralised.

Documentation updated for ml501's SPI programming, noting issues with ISE12.
julius 4955d 12h /
541 uC/OS-II port update - maintain cache settings in SR for new tasks. Thanks to contributor Stefan Kristiansson julius 4957d 17h /
540 Ensure the re-entrancy structure is re-initialized on restart. jeremybennett 4958d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.