OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 834

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
834 Move current version to stable directory. jeremybennett 4432d 05h /
833 Move current version to stable directory. jeremybennett 4432d 05h /
832 Move current version to stable directory. jeremybennett 4432d 05h /
831 Move current version to stable directory. jeremybennett 4432d 05h /
830 Move current version to stable directory. jeremybennett 4432d 05h /
829 Move current version to stable directory. jeremybennett 4432d 05h /
828 Move current version to stable directory. jeremybennett 4432d 05h /
827 Move current version to stable directory. jeremybennett 4432d 05h /
826 Move current version to stable directory. jeremybennett 4432d 05h /
825 Move current version to stable directory. jeremybennett 4432d 05h /
824 Move current version to stable directory. jeremybennett 4432d 05h /
823 Move current version to stable directory. jeremybennett 4432d 05h /
822 Move current version to stable directory. jeremybennett 4432d 05h /
821 Move current version to stable directory. jeremybennett 4432d 05h /
820 Move current version to stable directory. jeremybennett 4432d 05h /
819 Move current version to stable directory. jeremybennett 4432d 05h /
818 Put current stable binutils in stable directory. jeremybennett 4432d 05h /
817 A directory for the current stable versions of GNU tool chains. jeremybennett 4432d 05h /
816 Restructuring to put all except the current stable version in a separate directory. jeremybennett 4432d 05h /
815 OR1200 debug unit: prevent deadlock when trap instruction stalls

As per mailing list post <20120925160925.5725e06f@latmask.vernier.se>,
the debug unit could deadlock with the instruction decoder if the trap
instruction is held back by a pipeline stall. This change prevents that.

The problem can be reproduced by placing a breakpoint at an unfavorable
position with instruction cache enabled. In our test, this occurred
with or1200-cbasic when placing a breakpoint at test_bss using gdb, but
this is dependent on such factors as cache parameters and compilation
result.		 yannv 4442d 09h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.