OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1141

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1141 WB = 1/2 RISC clock test code enabled. lampret 7713d 14h /
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7713d 14h /
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7713d 14h /
1138 Added some information how to run simulations. lampret 7714d 09h /
1137 Added RFRAM generic and Altera lpm library. lampret 7714d 09h /
1136 Add altera lpm library. lampret 7714d 09h /
1135 Added get_gpr support for OR1200_RFRAM_GENERIC lampret 7714d 09h /
1134 Changed location of debug test code to 0. lampret 7714d 09h /
1133 Adding OR1200_CLMODE_1TO2 test code. lampret 7714d 09h /
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7714d 09h /
1131 Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance. lampret 7714d 09h /
1130 RFRAM type always need to be defined. lampret 7714d 09h /
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7714d 09h /
1128 Fixed my bustage: Add missing 2nd argument to open(). Otherwise,
opening a serial port channel can sporadically fail.		 sfurman 7719d 08h /
1127 Added ability to map I/O from simulated UARTs to physical serial ports
on the host running the simulator.		 sfurman 7722d 09h /
1126 Added lengthy comment explaining all possible choices for UART
channels, e.g. xterm, tcp, file, etc.		 sfurman 7724d 11h /
1125 This test case passes. lampret 7735d 15h /
1124 Initialize or1k_implementation with reasonable defaults for the number
of implementation registers. This doesn't affect the jtag or sim
targets at all because those values are always overwritten when
or1k_implementation is initialized. However, it is necessary when
connecting to remote gdb stubs through a serial port or socket, since
or1k_implementation is not yet initialized for those targets.		 sfurman 7745d 07h /
1123 Renumber/rename SPRs to match latest architecture doc sfurman 7746d 13h /
1122 Get rid of C++ style declarations (which can appear in the middle of a block) in C program. Some older compilers complain. sfurman 7751d 15h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.